

leti
cea tech




3D INTEGRATION, A SMART WAY TO ENHANCE PERFORMANCE

Leti Devices Workshop | December 3, 2017

3D VLSI technologies (3D VIA Pitch <math><5\mu\text{m}</math>)

How these technologies can boost

Hybrid bonding



3D sequential






Image sensor



HPC




OVERVIEW

- 1** 3D VLSI technologies: from hybrid bonding to 3D sequential integration
- 2** 3D imagers
- 3** High Performance computing


3D VLSI: HYBRID BONDING AND 3D SEQUENTIAL OPTIONS

Hybrid bonding flow:



Various options: Wafer to Wafer, Die to Wafer, Die to Die

3D VLSI: 3D SEQUENTIAL INTEGRATION







Also named 3D monolithic



**THERMAL BUDGET
CONSTRAINTS**


... CoolCube™

3D VLSI: HYBRID BONDING VERSUS 3D SEQUENTIAL



Hybrid bonding

Alignment made during bonding
 $3\sigma \text{ min} = 250\text{nm}$




3D sequential


Alignment by lithography
 $3\sigma = 5\text{nm}$ (28nm stepper)

3D VLSI: HYBRID BONDING & 3D SEQUENTIAL OPTIONS: VIA DENSITY

3D via density



3D partitioning options



[1]: L. Brunet et al., VLSI 2016, [2] I. Sugaya et al., ASMC 2015, [3] J. De Vos, 3DIC 2016


[4] L. Peng et al., EPTC 2016 [5] D. Zhang et al. TSM 2015

OVERVIEW

- 1** 3D VLSI technologies: from hybrid bonding to 3D sequential integration
- 2** 3D imagers
- 3** High Performance computing

3D IMAGERS: CURRENT PARTITIONING TRENDS


2-layer imager + DRAM




Imager system

3-layer stack

Sony [2]
"Motion Eye™"




Samsung




parallel processing

Sony [3]



Sony [4]



Conversion and processing at column level
1 ADC + 1 PE / column


Parallel access to pixel array
1 ADC / 10x16 pixels

Form & Fill factor gain wrt 2D
Energy efficiency and performance[1]

[1] Retine leti [2] SONY ISSCC 2017 [3] SONY ISSCC 2017, [3] SONY VLSI 2017



HYBRID CU BONDING (WTW)



Alignment




Co-development equipment/process



Advanced bonding tool generation (Gemini)


→ Alignment performance: $3\sigma = 195\text{nm}$

1μm pitch Hybrid Bonding




[1] A. Jouve, S3S 2017

3D IMAGERS: NEW PARTITIONING OPPORTUNITIES





3D IMAGERS: NEW PARTITIONING OPPORTUNITIES



Hybrid bonding can be used to connect the 3D pixel to the DSP and RAM

3D IMAGERS: NEW PARTITIONNING OPPORTUNITIES

<1 μ m 3D contact pitch \longrightarrow 3D sequential integration





300 mm industrial clean room demonstration

Max TB budget is relaxed for a photodiode (700°C) [1] vs MOSFET (500°C)

[1]P. Coudrain et al., IEDM 2008

3D IMAGERS: NEW PARTITIONNING OPPORTUNITIES



Critical process modules are now below 500°C


Cold 28nm FDSOI devices in line with high-temp. POR

OVERVIEW

- 1** 3D VLSI technologies: from hybrid bonding to 3D sequential integration
- 2** 3D imagers
- 3** High Performance Computing


REVISITING HPC CHIPS ARCHITECTURE

Complex SOC for HPC application



Huge die size (4cm²) (yield issues)
Complexity wall (co-integration of technologies)
Memory wall

Leti's roadmap: Chiplets on active interposer



*Intact 3DNOC [1]
FDSOI 28nm on C65*

Perspectives

Cost reduction:


Smaller chips (improved Yield)
Known good die (pre bond test)
Each technology at the right silicon cost

Performance:

Best technology for each chip
Compatible with HBM

DIE TO WAFER WITH SCALED CONTACT PITCH


Die-to-Wafer bonding flow



FC1 Results

- Precision: $\pm 1 \mu\text{m}$
- Throughput: 500 dph


**3 μm pitch DTW
hybrid bonding
demonstrated**



THE ULTIME IMBRICATION OF MEMORY AND COMPUTING

→ 3D sequential is an opportunity to break the memory wall


Computing immersed in memory



N3XT Computing system [1,2]

X 1000 gain in consumption expected with computing near memory

Neuromorphic computing



Brain-inspired computing cube

- High contact density mimics the high interconnectivity of neurons
- RRAM mimics the synapses

[1] Shulaker et al., IEDM 2014, [2] Aly et al., Rebooting computing, 2015

CONCLUSION: LETI 3D OFFER

- Every application requiring a high number of interconnections or reconfigurability of the interconnections deserves to be explored in 3D



Neuromorphic Accelerators



Implants & Wearables




HPC



Imagers




Lighting



Displays

- Leti is your partner to evaluate the gains for your applications using 3DVLSI
- Demonstration of prototypes & Architecture partitionning



Thank you for your attention